4 Bit Shift Register Verilog Code With Test Bench. Verilog Programming By Naresh Singh Dobal Design Of Serial In Serial Out Shift Register Using D Flip Flop Structural Modeling Style Verilog Code from verilogbynaresh.blogspot.com